

A 5GHz, 1mW CMOS Voltage–Controlled Differential Injection–Locked Frequency Divider

Slide 1

Hamid R. Rategh, Hiran Samavati, Thomas H. Lee

*Center for Integrated Systems
Stanford University*

OUTLINE

- motivation
- injection–locked frequency dividers (ILFDs)
 - mathematical model
 - circuit implementation
- measurement results
- summary
- conclusion

Slide 2


- design issues
 - * optimal inductor design

MOTIVATION

- wireless systems:
 - are narrowband
 - require frequency synthesizers
 - require low power operation

Slide 3 • PLL-based frequency synthesizer require frequency dividers which are conventionally:

- wideband
- power hungry




IDEA

- design a low-power and narrowband frequency divider

use resonators to trade off bandwidth for power

Slide 4

ILFD MODEL



Slide 5

$$v_o(t) = V_o \cos(\omega_o t)$$


$$v_i(t) = V_i \cos(\omega_i t + \phi)$$

$$u(t) = f[e(t)] = f[v_o(t) + v_i(t)]$$

$$H(\omega) = \frac{H_0}{1 + j2Q \frac{\omega - \omega_r}{\omega_r}}$$

- oscillation condition should be satisfied in the presence of the incident signal.

SIMPLIFIED PICTURE



Slide 6

$$e = \cos(f_i t) + \cos\left(\frac{f_i}{2} t\right)$$

$$u = \left(\cos(f_i t) + \cos\left(\frac{f_i}{2} t\right)\right)^2$$

$$u = 1 + \frac{1}{2} \cos(2f_i t) + \frac{1}{2} \cos(f_i t) + \cos\left(\frac{3f_i}{2} t\right) + \cos\left(\frac{f_i}{2} t\right)$$

SPECIAL CASE (DIVIDE-BY-TWO)

$$f(e) = a_0 + a_1e + a_2e^2 + a_3e^3$$

- phase condition:

Slide 7

$$\left| \frac{\Delta\omega}{\omega_r} \right| < \left| \frac{H_0 a_2 V_i}{2Q} \right|, \quad \frac{H_0}{Q} = \frac{LQ\omega_r}{Q} = L\omega_r$$


- gain condition:

$$V_o = \sqrt{\frac{4}{3} \frac{1}{a_3 H_0} \left[1 - H_0 \left(a_1 + \frac{3}{2} a_3 V_i^2 + a_2 V_i \cos(\phi) \right) \right]}$$

VOLTAGE-CONTROLLED DIFFERENTIAL ILFD

- 0.24 μ m CMOS
- Vdd=1.5V
- I_{bias}=300 μ A
- f_o=2.25GHz
- f_i=4.5GHz

Slide 8





DESIGN OBJECTIVE

- maximum locking range \Rightarrow maximize L
- minimum power consumption \Rightarrow maximize LQ

Slide 9

INDUCTOR DESIGN

Slide 10



- design parameters:
 - w : metal width
 - s : metal spacing
 - OD : outer dimension
 - n : number of turns

INDUCTOR DESIGN

- in planar spiral inductors maximizing L does not maximize LQ




Slide 11

maximize L for a given LQ

MEASUREMENT (FREE-RUNNING OSCILLATION)

Slide 12


- $0.24\mu\text{m}$ CMOS
- $V_{\text{dd}}=2.0\text{V}$
- $I_{\text{bias}}=600\mu\text{A}$
- $\Delta f=110\text{MHz}$
- $\Delta V_c=1.5\text{V}$



MEASUREMENTS (FREQUENCY RANGE)


Slide 13

- $0.24\mu\text{m}$ CMOS
- $V_{\text{dd}}=1.5\text{V}$
- $I_{\text{bias}}=300\mu\text{A}$



SMART CIRCUIT


Slide 14



MEASUREMENTS (LOCKING RANGE)

Slide 15


- 0.24 μm CMOS
- Vdd=1.5V
- $f_o=2.2\text{GHz}$
- $f_i=4.4\text{GHz}$




MEASUREMENTS (POWER CONSUMPTION)

Slide 16

- 0.24 μm CMOS
- Vdd=1.5V
- $f_o=2.2\text{GHz}$
- $f_i=4.4\text{GHz}$




PHASE NOISE MEASUREMENT TEST SETUP



MEASUREMENTS (PHASE NOISE)


- Slide 18
- 0.24 μm CMOS
 - Vdd=1.5V
 - $f_o=2.2\text{GHz}$
 - $f_i=4.4\text{GHz}$



CHIP MICROGRAPH

Slide 19

- 0.24 μm CMOS
- area=0.186mm²
(345 μm \times 540 μm)



SUMMARY

Slide 20

maximum operation frequency	5GHz
free-running frequency tuning	110MHz
locking range	900MHz @ 1.0mW 1.28GHz @ 1.3mW
technology	0.24 μm CMOS
die area	0.186mm ²

CONCLUSION

- injection-locked frequency dividers can be designed with:
 - very large locking range
 - very low power consumption

Slide 21

- spiral inductor design can be optimized to increase the ILFD locking range
- varactors can be used to extend the ILFD locking range
- voltage-controlled ILFDs are suitable for low-power and high-frequency wireless systems

ACKNOWLEDGMENT

M. Hershenson

S. Mohan

T. Soorapanth

National Semiconductors

Slide 22