

A CMOS Frequency Synthesizer with an  
Injection-Locked Frequency Divider for a 5 GHz  
Wireless LAN Receiver

*Hamid Rategh*

*Center for Integrated Systems  
Stanford University*

# OUTLINE

---

- Motivation
- Introduction to wireless LAN
- Synthesizer architecture
- Synthesizer building blocks
- Summary and conclusion

# MOTIVATION

---

- Large demand for wideband wireless LAN systems
  - 20+ Mb/s data rate
  - Low cost
  - Low power
- New released frequency band
  - Unlicensed national information infrastructure (U-NII) band



# GOAL

---

- Design a 5 GHz frequency synthesizer for a U–NII band wireless–LAN receiver (HIPERLAN compatible).
- Implement in CMOS.
- Minimize power consumption.

# FREQUENCY OF OPERATION

---




# HIPERLAN/1 STANDARD

---


	Class A	Class B	Class C
Transmitter power	+10 dBm	+20 dBm	+30 dBm
Receiver sensitivity	-50 dBm	-60 dBm	-70 dBm
Maximum signal level	-25 dBm		
Modulation	GMSK (BT=0.3)		
Data rate	20 Mb/s		
Topology	multihop <i>ad hoc</i>		
Carrier switching time	$\leq 1$ ms		
Channel bandwidth	23.5 MHz		

# HIPERLAN MULTIHOP *ad hoc topology*

---



# RECEIVER ARCHITECTURE




- Weaver architecture.
- Requires quadrature LO's to reject the image signal.



# TYPICAL PLL-BASED FREQUENCY SYNTHESIZER


---



- Reference is a crystal oscillator.
- $f_{out} = M \times f_{ref}$
- Multiple LO frequencies are generated by changing  $M$ .
- Frequency dividers are power hungry.
  - Their power consumption increases with frequency.

# PROPOSED PLL ARCHITECTURE

- $f_{ref}=11$  MHz
- $f_o=4.840-4.994$  GHz
- 8 channels
- $M=220-227$
- $N=8$




# INJECTION LOCKING

---

- By impressing an oscillator with an external (incident) signal, frequency locking can be achieved.
  - First-harmonic injection locked oscillators ( $\frac{f_i}{f_o} = 1$ ).
  - Subharmonic injection locked oscillators ( $\frac{f_i}{f_o} = \frac{1}{N}$ ).
  - Superharmonic injection locked oscillators ( $\frac{f_i}{f_o} = N$ ).  
Injection-locked frequency dividers (ILFDs).

# ILFD SIMPLIFIED PICTURE

---



- Intermodulation of the input and output is the base of frequency division in an ILFD.
- An ILFD is an oscillator with perturbed oscillation.
  - Oscillation conditions should be satisfied in the presence of the incident signal.

## SPECIAL CASE (DIVIDE-BY-TWO)

---

$$f(e) = a_0 + a_1 e + a_2 e^2 + a_3 e^3$$

- Condition 1:


$$\left| \frac{\Delta\omega}{\omega_r} \right| < \left| \frac{H_0 a_2 V_i}{2Q} \right|, \quad \frac{H_0}{Q} = \frac{LQ\omega_r}{Q} = L\omega_r$$

- Condition 2:

$$H_0 \left( a_1 + \frac{3}{2} a_3 V_i^2 + a_2 V_i \cos(\phi) \right) < 1$$

# TRACKING ILFD

---




- Locking range extension

# DIFFERENTIAL TRACKING ILFD

---

- 0.24  $\mu\text{m}$  CMOS
- $V_{\text{dd}}=1.5\text{ V}$
- $I_{\text{bias}}=300\ \mu\text{A}$
- $f_o=2.45\text{ GHz}$
- $f_i=4.9\text{ GHz}$



# INDUCTOR DESIGN (ILFD)



---

- Maximum locking range  $\Rightarrow$  maximize  $L$
- Minimum power consumption  $\Rightarrow$  maximize  $LQ$



# INDUCTOR DESIGN

---



- Design parameters:
  - $w$ : metal width
  - $s$ : metal spacing
  - $OD$ : outer dimension
  - $n$ : number of turns

# INDUCTOR DESIGN (ILFD)

---

- In planar spiral inductors maximizing  $L$  does not maximize  $LQ$




maximize  $L$  for a given  $LQ$

# ILFD FREE-RUNNING OSCILLATION


---

- 0.24  $\mu\text{m}$  CMOS
- $V_{\text{dd}}=1.5\text{ V}$
- $I_{\text{bias}}=300\ \mu\text{A}$
- $\Delta f=110\text{ MHz}$  (5%)
- $\Delta V_c=2\text{ V}$




# ILFD LOCKING RANGE/POWER CONSUMPTION

- 0.24  $\mu\text{m}$  CMOS
- $V_{\text{dd}}=1.5\text{ V}$
- $f_o=2.45\text{ GHz}$
- $f_i=4.9\text{ GHz}$
- $\Delta f=1\text{ GHz}$   
@ 1 V ( $\approx 20\%$ )
- Power=0.75 mW  
@ 1 V




# PHASE NOISE MEASUREMENT TEST SETUP



# ILFD PHASE NOISE

- 0.24  $\mu\text{m}$  CMOS
- $V_{\text{dd}}=1.5\text{ V}$
- $f_o=2.45\text{ GHz}$
- $f_i=4.9\text{ GHz}$



## ILFD SUMMARY

---

Frequency of operation	5 GHz
Output frequency tuning	110 MHz $\approx$ 5%
Input-referred locking range	600 MHz $\approx$ 12% @ 0.55 mW 1000 MHz $\approx$ 20% @ 0.8 mW
Technology	0.24 $\mu$ m CMOS
Die area	0.225 mm <sup>2</sup>


---

### *Flipflop based divider (for comparison)*

0.24 $\mu$ m CMOS (simulation)	5 mW @ 5 GHz
0.1 $\mu$ m CMOS [1]	2.6 mW @ 5 GHz

[1] Razavi *et al.*, JSSC Vol. 30, No.2, pp 101–109, Feb. 1995

# PROGRAMMABLE FREQUENCY DIVIDER




- One output cycle =  $(N + 1)S + (P - S)N = PN + S$  input cycles.
- $M = PN + S$
- $N = 8, P = 26, S = 12 \dots 19, M = 220 \dots 227$




# PRESCALER ( $\div 8/9$ )


---




# NOR/FLIPFLOP IMPLEMENTATION




# PROGRAM AND PULSE SWALLOW COUNTERS



# PHASE/FREQUENCY DETECTOR




# CHARGE PUMP AND LOOP-FILTER



# CHARGE PUMP CURRENT MATCHING

---

- $\frac{\Delta I}{I} < 0.05\%$   
 $0.25 \text{ V} \leq V_O \leq 1.75 \text{ V}$
- $\frac{\Delta I}{I} < 2\%$   
 $0.1 \text{ V} \leq V_O \leq 1.8 \text{ V}$





# LOOP FILTER

---

	PLL order		
	2 <sup>nd</sup> order	3 <sup>rd</sup> order	4 <sup>th</sup> order
# Poles	2	3	4
Independent design variables:			
1) Phase margin	✓	✓	✓
2) Loop bandwidth	✓	✓	✓
3) Spur attenuation			✓

# LOOP FILTER DESIGN (4<sup>th</sup> ORDER PLL)


- $R_3C_3 \ll R_1(C_2 + C_3)$
- $b = \frac{C_1}{C_2 + C_3}$
- $PM \approx \tan^{-1}(\sqrt{1+b}) - \tan^{-1}\left(\frac{1}{\sqrt{1+b}}\right)$
- $W_c \approx \frac{\sqrt{1+b}}{R_1C_1}$
- $t_s = \frac{f_2(PM)}{W_c}$
- $R_3C_3$  sets the spur attenuation.






# LOOP PARAMETERS

Parameter	Value
$K_{vco}$	360 MHz/V (Average) 500 MHz/V (Max)
$I_p$	3 $\mu$ A
$C_1$	42 pF
$C_2$	3.5 pF
$C_3$	2.2 pF
$R_1$	170 k $\Omega$
$R_3$	64.5 k $\Omega$
PM	49 $^\circ$
$W_c$	60 kHz
$ H(j2\pi f)  @ f_{ref}$	-45 dB
$t_s$	< 35 $\mu$ s






# LOOP-FILTER NOISE

- $L = -149 \text{ dBc/Hz}$   
@ 22 MHz



# VOLTAGE-CONTROLLED OSCILLATOR

- 0.24  $\mu\text{m}$  CMOS
- $V_{\text{dd}}=1.5\text{ V}$
- $I_{\text{bias}}=4.0\text{ mA}$
- $f_o=4.9\text{ GHz}$



# INDUCTOR DESIGN (VCO)


---

- Maximum  $Q \Rightarrow$  minimum inductor noise
- If inductors are not the main source of noise, maximum  $LQ \Rightarrow$ 
  - Maximum oscillation amplitude for a given bias current.
  - Minimum phase noise due to active devices.

# VCO FREQUENCY TUNING

---


- 0.24  $\mu\text{m}$  CMOS
- $V_{\text{dd}}=1.5\text{ V}$
- $I_{\text{bias}}=4.0\text{ mA}$
- $\Delta f = 550\text{ MHz}$  (11%)
- $\left(\frac{df}{dv}\right)_{\text{max}}=500\text{ MHz/V}$



# PLL PHASE NOISE


---

- L=-134 dBc/Hz  
@ 22 MHz




# SPECTRUM OF THE SYNTHESIZED OUTPUT

---



# SYNTHESIZER CHIP MICROGRAPH

- 0.24  $\mu\text{m}$  CMOS
- area=1.45  $\text{mm}^2$   
(1  $\times$  1.45  $\text{mm}^2$ )





# SUMMARY

---

Synthesized frequencies	4.840–4.994 GHz
Reference frequency	11 MHz
Spurs	$< -70$ dBc
Phase noise	$-134$ dBc/Hz @ 22MHz
Loop bandwidth	60 kHz
Settling time	$< 35$ $\mu$ s

## *Power dissipation*

VCO	12 mW
ILFD	1 mW
Prescaler	6.6 mW
Digital+Bias Circuits	2 mW
Total	21.6 mW
Supply voltage	1.5 V (analog) 2.0 V (digital)

## *Implementation*

Die area	1.45 mm <sup>2</sup>
Technology	0.24 $\mu$ m CMOS

# COMPARISON

Ref.	$f$ (GHz)	P (mW)	L ( $\mu\text{m}$ )	FM	PN (dBc/Hz)	PN <sub>n</sub>	Spur
[1]	1.6	90	0.6	10.7	-114 @ 600kHz	-135.4	-80 dBc
[2]	1.8	51	0.4	14.1	-134 @ 3MHz	-142.4	
[3]	1.6	36	0.5	22.2	-140 @ 35MHz	-126	-45 dBc
[4]	5.0	47	0.4	42.5	-100 @ 5.2MHz	-112.5	-50 dBc
This work	5.0	21.6	0.24	55.5	-134 @ 22MHz	-134	-70 dBc

- $FM = \frac{f \times L}{P}$

- $PN_n = PN + 20 \log \left( \frac{\Delta f}{f} \frac{5\text{GHz}}{22\text{MHz}} \right)$

[1] J. Parker et al. "A 1.6GHz CMOS PLL with On-chip loop filter" JSSC Vol 33 Mar 98.

[2] J. Craninckx et al. "A Fully Integrated CMOS DCS-1800 Synthesizer" JSSC Vol 33 Dec 98.

[3] A. Shahani et al. "Low Power Dividerless Frequency Synthesis ..." JSSC Vol 33, Dec 98.

[4] C. Lam et al. "A 2.6GHz/5.2GHz Frequency Synthesizer in a 0.4 $\mu\text{m}$  CMOS Technology", VLSI 99.

# CONCLUSION

---

- A 5GHz frequency synthesizer is fully integrated in  $0.24\mu\text{m}$  CMOS.
- Power consumption is reduced significantly by:
  - employing a tracking ILFD.
  - optimizing spiral inductors for the VCO and ILFD.
  - current sharing in the prescaler.
- Loop–filter noise is kept small by using reasonably small resistors.
- A spurious free output is achieved by:
  - using a semi–differential charge pump with well matched currents.
  - minimizing the skew of the PFD complementary outputs.
  - designing a fourth–order loop.

# CONTRIBUTIONS

---

- Developing a general theory for injection–locked oscillators.
- Developing design techniques for very low power ILFD's with a wide locking range.
- Introducing the tracking ILFD.
- Designing a very low power and fully integrated CMOS frequency synthesizer at 5 GHz.
- Developing a very simple loop filter design recipe for third and fourth order PLL's.
- Demonstrating the operation of analog CMOS circuits with a sub 2 V supply.

# ACKNOWLEDGMENTS

---

National Semiconductor

Stanford Graduate Fellowship Program

Tektronix

Conexant